TechWhirl (TECHWR-L) is a resource for technical writing and technical communications professionals of all experience levels and in all industries to share their experiences and acquire information.
For two decades, technical communicators have turned to TechWhirl to ask and answer questions about the always-changing world of technical communications, such as tools, skills, career paths, methodologies, and emerging industries. The TechWhirl Archives and magazine, created for, by and about technical writers, offer a wealth of knowledge to everyone with an interest in any aspect of technical communications.
>My first question would be what are you trying to say?
In designing computer systems with memory hierarchies (caches), you need to
provide the programmer with a means of specifying to the hardware that it
should avoid storing certain blocks of memory in cache. Usually, you do this
by associating a "cacheable" bit with each block of memory.
The programmer sets this bit to YES or NO in the course of establishing the
system's memory map. Blocks of memory addresses assigned to memory-mapped
I/O, for example, should have their cacheable bits set to NO. ...RM
Dr. Richard Mateosian Freelance Technical Writer srm -at- c2 -dot- org
Review Editor, IEEE Micro Vice President, STC Berkeley Chapter